

Radiation Hardened 8K x 8 CMOS EEPROM

Introduction

The W28C64 is a 8K x 8 radiation hardened EEPROM designed by Sandia National Laboratories, Albuquerque, NM, and manufactured by Northrop Grumman Advanced Technology Center, Baltimore, MD, using nonvolatile memory technology transferred from Sandia. It is built using a mature dual well CMOS process using N on N+ epitaxial silicon and a two layer interconnect system.




Features

- 1.25 Micrometer Radiation Hardened CMOS on Epi
 - Total Dose up to 300 Krad (Si)
 - Transient Logic Upset >5E7 Rad(Si)/sec
 - Memory Data Loss >1E12 Rad(Si)/sec
- Single Event Upsets
 - SEU During READ
 - LETth = 60 MeV/mg/cm²

- SEU in Address/Data Latches, LETth = 35 MeV/mg/cm²
- Permanent SEU damage (During Write Only), Atomic Number ≥ Kr
- No Latchup
- Compatible with commercial EEPROMs
- JEDEC pin compatible in center 32 p LCC
- Full military operating temperature range, screened to specific test methods for commercial, Class B, or modified Hi Rel.

Supports these commercial features:

- Self-Timed Programming
- Combined Erase/Write
- Auto Program Start
- +5V only read operation
- Asynchronous Addressing
- 64 Word Page
- Data Polling



Absolute Maximum Ratings

SYMBOL	PARAMETER	VALUE	UNITS
TSTG	Storage Temperature	-65 TO +150*	°C
TA	Operating Temperature	-55 TO +125	°C
VDDR	Power Supply During Read	6	V
VW	External Write Voltage With Respect To VDD	-10.5	V
VTERM	Terminal Voltage With Respect To Ground	6.5	V
TL	Lead Temperature (Soldering 10 sec)	300	°C

* See data retention discussion on page 4.

DC Operating Characteristics
 $T_A = -55^\circ\text{C to } +125^\circ\text{C}$, $V_{DD} = 5\text{V} \pm 5\%$, unless otherwise specified

SYMBOL	PARAMETER	LIMITS		UNITS	TEST CONDITIONS
		MIN	MAX		
IDD5	Static I Read		10	mA	Read Mode, DC
IDDR	Active I Read		17	mA	Read Mode, 2 MHz
IDDW	Active I Write		2	mA	Write Mode
IW1	Inactive I Write	-25		uA	Standby or Read (Note 1)
IDDSB	Standby I		1.5	mA	
IIH	Input I High		1	uA	
IIL	Input I Low		1	uA	
IOH	Output I High		3	mA	$V_{OH} = 4.25\text{V}$
IOL	Output I Low	-3		mA	$V_{OL} = 0.5\text{V}$
VIL	Input V Low	-0.5	0.95	V	
VIH	Input V High	3.8	$V_{DD} + 0.5$	V	
VOH	Output V High	4.25		V	$V_{DD} = 4.75\text{V}$ $V_W = -4.75\text{V}$ $V_{IH} = 3.8$ $V_{IL} = 0.95$ $I_{OL} = -3\text{mA}$ (Note 2)
VOL	Output V Low		0.5	V	$V_{DD} = 4.75\text{V}$ $V_W = -4.75\text{V}$ $V_{IH} = 3.8$ $V_{IL} = 0.95$ $I_{OH} = 3\text{mA}$ (Note 2)
IOZL	Tristate Leakage Low	-10		uA	
IOZH	Tristate Leakage High		10	uA	

Notes:

1. Tested but not recorded
2. Verified by functional testing

Mode Selection

MODE	CEB	OEB	WEB	PE	A(12:0)	I/O
Read	VIL	VIL	VIH	VIL	ADDR	DOUT
Standby	VIH	X	X	VIL	XXX	HI Z
Write	VIL	VIH	VIL	VIL	ADDR	DIN
Write Inhibit	X	X	VIH	VIL	XXX	HI Z/DOUT
	X	VIL	X	VIL	XXX	HI Z/DOUT

Pin Description Addresses (A0-A12)

The address inputs select which byte will be accessed during a read or write operation. A0-A5 are the column or byte addresses and A6-A12 are the row or page addresses.

Chip Enable (CEB)

This input must be LOW during read and write operations. After a programming operation has

been initiated, the chip may be deselected. When the part is deselected, the outputs are tristated.

Output Enable (OEB)

This input controls the output buffers. When HIGH the outputs are tristated and when LOW the outputs are driven to the correct CMOS levels.

Data (D0-D7)

Data is written to or read from the part using these pins.

Write Enable (WEB)

This input controls the writing of data. When low, write is enabled.

Clock Input (CLK)

The clock input is used to time the programming functions. The nominal value for a 10 ms write cycle is 2 MHz. The clock is not required for read

operations. The clock waveform has no critical timing with respect to other input or output signals.

Reset Input (RSTB)

The reset input is active LOW and is used to prevent programming during power transitions or during high transient radiation doses. This signal should be held low during power up and power down.

Write Voltage (VW)

This $-5V \pm 5\%$ supply pin is used to provide the internal programming voltage. This pin may be tied to 0V during read operations. During power up VDD must come up first, then Vw; and during power down Vw must go off first, then VDD.

Charge Pump Enable (CPEB)

Must be tied to VDD. Reserved for future use.

Program Enable Input (PE)

This pin is used for testing and validation purposes to gain more control over internal chip operation. Normal operation requires this pin to be tied LOW. In READ ONLY (ROM) applications, this pin can be used to gain external control of the write timing to optimize retention. This feature is used when the device is programmed offline using a PROM programmer. The W28C64 is supported by the PROM programmer supplied by BP Microsystems, Houston, TX.

CAUTION: Device can be damaged if improperly programmed in external mode. For ROM applications, a PROM programmer is recommended. Contact Northrop Grumman for additional information. The optimized programming conditions used in the PROM programmer will result in longer retention, when frequent reprogramming is not a requirement. Under these conditions retention is specified as 100 years, at 80°C, with less than 200 programming cycles and less than 50 K Rads total dose.

Data Polling

The programming time for the W28C64 is controlled by an internal counter and the externally supplied clock input. The nominal timing is for a 10 ms programming time with a 2

MHz clock input. The Data Polling mode can be used to verify the completion of programming. If a read is performed on any address while the part is still being programmed, the ones complement of the last byte written will be presented at the outputs. After programming has completed, a read of the last address written will result in the correct data being presented at the outputs. To monitor for completion of programming the user can read the last address written until the correct data is read.

Data Retention

The W28C64 EEPROM is based on SONOS nonvolatile memory technology. SONOS is an acronym for Silicon-Oxide-Nitride-Oxide-Silicon. The memory device is a silicon gate N-channel MOS transistor with a specially processed gate dielectric consisting of a tunnelling oxide, a silicon nitride layer, and a capping oxide. SONOS technology is used in preference to conventional floating gate technology because of its superior reliability and radiation hardness.

The SONOS memory effect relies on charge storage within the silicon nitride film, with the silicon dioxide above and below it acting as energy barriers to the loss of charge. The charge is injected by tunnelling through the tunnelling oxide.

The charge deposited in the SONOS dielectric does decay slowly with time, but when written under the specified conditions and stored within the specified limits, data is indeed permanent for most purposes. Data loss is accelerated by both temperature and radiation, and is also affected by the number of write cycles the device has seen previously.

Write cycles must, however, be accumulated in the tens of thousands before any effect on retention is seen. When written using a 2 MHz external clock, nonvolatile data storage guaranteed through 100 K Rad (Si), without rewriting, at the specified temperature range. In satellite applications, this normally corresponds to many years of service.

For operation beyond 100 K Rad (Si), data should be written after every 100 K Rad of accumulated total dose. In addition to the memory devices

themselves, a key feature of this device is the radiation hardened peripheral circuitry. This circuitry remains virtually unaffected by radiation effects within the limits specified over the full range of device operation.

For proper retention and reliability, the memory devices require careful control of the clear/write conditions. This applies particularly to the control of the clear/write voltage. The clear/write time (pulsewidth) is also important.

Consequently, both a Clock pin and a Vwrite pin are provided. With a nominal 2 MHz clock and

Vw = -5V±5%, this device emulates commercial EEPROMs. Under these conditions, data retention is guaranteed for a minimum of 10 years. The external clock is required for write mode only, read mode is asynchronous and no clock is required.

Temperature	Retention (Years)	Cycles	Total Dose KRad (Si)
-55 to 80°C	10	10,000	0 to 50
-55 to 80°C	10*	1,000	50 to 100
Rewriting after 100 KRads results in another 10 years of retention up to a max total dose specified			


AC Operating Characteristics (Write Operations)
 $T_A = -55$ to $+125^\circ\text{C}$, $V_{DD} = 5\text{V} \pm 5\%$, unless otherwise specified

Symbol	Parameter	Limits		Units	Test Conditions
		Min	MAX		
f_C	Clock Frequency	1	2	MHz	Write Mode (Note 1)
t_{WC}	Write Cycle Time		10	ms	$f_c = 2$ MHz (Note 1)
t_{AS}	Address Setup Time	0		ns	
t_{AH}	Address Hold Time	150		ns	
t_{CS}	Write Setup Time	0		ns	
t_{CH}	Write Hold Time	0		ns	
t_{CW}	CEB Pulse Width	150		ns	
t_{OES}	OEB High Setup Time	10		ns	
t_{OEH}	OEB High Hold Time	10		ns	
t_{WP}	WEB Pulse Width	150		ns	
t_{DS}	Data Setup Time	0		ns	
t_{DH}	Data Hold Time	60		ns	
t_{BLC}	Byte Load Cycle	0.2	250	×s	$f_c = 2$ MHz

Note:

1. Verified by functional testing.

Write Cycle



AC Operating Characteristics (Read Operations)


$T_A = -55$ to 125°C , $V_{DD} = 5\text{V} \pm 5\%$, unless otherwise specified

Symbol	Parameter	Limits		Units	Test Conditions
		Min	MAX		
t_{RC}	Read Cycle Time	250		ns	
t_{CE}	CEB Access Time		250	ns	OEB = VIL
t_{AA}	Address Access Time		200	ns	CEB = OEB = VIL
t_{OE}	OEB Access Time		90	ns	CEB = VIL
t_{DF}	OEB or CEB High to Output Hi Z		130	ns	CEB OR OEB = VIL $I_O = \pm 3\text{mA}$
t_{OH}	Output Hold from Address Change	0		ns	CEB = OEB = VIL (Note 1)
t_{OHZ}	OEB High to High Z Output	25		ns	$I_O = \pm 3\text{mA}$


Note:

1. Guaranteed but not tested.

Read Cycle




AC Test Loads and Input Waveforms



CAPACITANCE $T_A = 25^\circ\text{C}$ $f = 1\text{ MHz}$

Symbol	Parameter	MAX	Conditions
C_{IN}	Input Capacitance	5 pF	$V_{in} = 0$
C_{OUT}	External Load Capacitance	70 pF	AC Operations


Dynamic Burn-in Circuit



Notes:

1. Incorporate isolation resistors (~ 3K ohm) at inputs labeled “vector”; i.e., pins 3-11, 17, 24, and 27-29. (Total of 14 resistors/device location).
2. For Dynamic Burn-In
 - VW = GND
 - RSTB = GND
 - CPEB = HIGH


Static Burn-in Circuit



Notes:

1. Incorporate isolation resistors (~ 3K ohm) at pins 3-11, 17, 24, and 27-29. (Total of 14 resistors/device location).
2. VW = GND
3. CPEB = HIGH
4. RSTB = GND


Radiation Bias Circuit




Notes:

1. VW = GND


W28C64 Die Information



32 Pin Ceramic LCC Package




32 Pin Flatpack



Ordering Information

To order the W28C64 radiation hardened EEPROM, use the following part numbers.

W28C64



For more information, please contact:

Northrop Grumman Corporation
 Electronic Systems
 P.O. Box 1521, MS 3D14
 Baltimore, MD 21203 USA
 Email: Ask-MSTC@ngc.com