APN319
47.2-51.4 GHz
GaN Power Amplifier

Product Features

- RF frequency: 47.2 to 51.4 GHz
- Linear Gain: Greater than 16dB
- Psat: 5-6 Watt across the band
- Die Size: 3.92 mm²
- 0.15um GaN HEMT Process
- 4 mil SiC substrate
- DC Power: 24 VDC @ 200 mA/mm

Product Description

The APN319 GaN HEMT Power/Driver amplifier is a three-stage Single-ended power device, designed for use in 5G wireless and SatCom Terminals. To ensure rugged and reliable operation, HEMT devices are fully passivated. Both bond pad and backside metallization are Au-based that is compatible with epoxy and eutectic die attach methods.

Bare Die Temperature Conditions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operational Ambient Temp</td>
<td>-65</td>
<td>125</td>
<td>deg. C</td>
</tr>
<tr>
<td>Operational Junction Temp</td>
<td>-65</td>
<td>200</td>
<td>deg. C</td>
</tr>
<tr>
<td>Storage Temp</td>
<td>-65</td>
<td>150</td>
<td>deg. C</td>
</tr>
</tbody>
</table>

Performance Characteristics (Ta = 25°C)

<table>
<thead>
<tr>
<th>Specification</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Frequency</td>
<td>47.2</td>
<td></td>
<td>51.4</td>
<td>GHz</td>
</tr>
<tr>
<td>Linear Gain</td>
<td>16</td>
<td></td>
<td>20</td>
<td>dB</td>
</tr>
<tr>
<td>Input Return Loss</td>
<td>12</td>
<td></td>
<td>10</td>
<td>dB</td>
</tr>
<tr>
<td>Output Return Loss</td>
<td>8</td>
<td></td>
<td>10</td>
<td>dB</td>
</tr>
<tr>
<td>Psat (Simulation*)</td>
<td>13</td>
<td></td>
<td>12</td>
<td>Watt</td>
</tr>
<tr>
<td>PAE (Simulation*)</td>
<td>19</td>
<td></td>
<td>%</td>
<td></td>
</tr>
<tr>
<td>Vd1=Vd1a=Vd2=Vd2a=Vd3=Vd3a</td>
<td>20</td>
<td></td>
<td>24</td>
<td>28</td>
</tr>
<tr>
<td>Vg1, Vg1a, Vg2, Vg2a, Vg3, Vg3a</td>
<td></td>
<td></td>
<td>-3.5</td>
<td>V</td>
</tr>
<tr>
<td>Id1+Id1a</td>
<td>100</td>
<td></td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>Id2+Id2a</td>
<td>200</td>
<td></td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>Id3+Id3a</td>
<td>480</td>
<td></td>
<td>mA</td>
<td></td>
</tr>
</tbody>
</table>

Maximum SOA Ratings (Ta = 25°C)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power</td>
<td>7</td>
<td>W/mm</td>
<td></td>
</tr>
<tr>
<td>Vd1=Vd1a=Vd2=Vd2a=Vd3=Vd3a</td>
<td>20</td>
<td></td>
<td>28</td>
</tr>
<tr>
<td>Id1+Id1a</td>
<td>175**</td>
<td></td>
<td>125***</td>
</tr>
<tr>
<td>Id2+Id3a</td>
<td>350**</td>
<td></td>
<td>250***</td>
</tr>
<tr>
<td>Id3+Id3a</td>
<td>840**</td>
<td></td>
<td>600***</td>
</tr>
<tr>
<td>Vg1, Vg1a, Vg2, Vg2a, Vg3, Vg3a</td>
<td></td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>Assy. Temperature</td>
<td>300</td>
<td>deg. C</td>
<td></td>
</tr>
</tbody>
</table>

* Simulation Performance

** Calculated With Vd=20V
*** Calculated With Vd=28V

Approved for Public Release; NG19-0582
Simulated Performance Characteristics (Typical Performance at 25°C)
Vd = 24.0 V, Id1 + Id1a = 100 mA, Id2 + Id2a = 200 mA, Id3 + Id3a = 480 mA

Circuit Gain vs. Frequency (Narrow Band)

Circuit Gain vs. Frequency (Wide Band)

Return Loss vs. Frequency (Narrow Band)

Return Loss vs. Frequency (Wide Band)
Simulated Performance Characteristics (Typical Performance at 25°C)
* Uncorrelated Monte Carlo for Distribution
Vd = 24.0 V, Id1 + Id1a = 100 mA, Id2 + Id2a = 200 mA, Id3 + Id3a = 480 mA
Simulated Power Performance Characteristics (Typical Performance at 25°C)
Vd = 24.0 V, Id1 + Id1a = 100 mA, Id2 + Id2a = 200 mA, Id3 + Id3a = 480 mA

Stages compress in order from last to first

Blue: Gain
Red: Pout
Green: PAE

@ Psat (6dB comp.)
**Die Size and Bond Pad Locations**
(Not to Scale)

X = 3200 µm ± 25 µm
Y = 2000 ± 25 µm
DC Bond Pad = 100 x 100 ± 0.5 µm
RF Bond Pad = 100 x 100 ± 0.5 µm
Chip Thickness = 101 ± 5 µm

---

**Biasing/De-Biasing Details:**
Bias for 1st must be from both sides.

Listed below are some guidelines for GaN device testing and wire bonding:

a. Limit positive gate bias (G-S or G-D) to < 1V
b. Know your devices’ breakdown voltages
c. Use a power supply with both voltage and current limit.
d. With the power supply off and the voltage and current levels at minimum, attach the ground lead to your test fixture.
   
   i. Apply negative gate voltage (-5 V) to ensure that all devices are off
   ii. Ramp up drain bias to ~10 V
   iii. Gradually increase gate bias voltage while monitoring drain current until 20% of the operating current is achieved
   iv. Ramp up drain to operating bias
   v. Gradually increase gate bias voltage while monitoring drain current until the operating current is achieved

e. To safely de-bias GaN devices, start by debiasing output amplifier stages first (if applicable):
   
   i. Gradually decrease drain bias to 0 V.
   ii. Gradually decrease gate bias to 0 V.
   iii. Turn off supply voltages
**Recommended Assembly Notes**

1. Bypass caps should be 100 pF (approximately) ceramic (single-layer) placed no farther than 30 mils from the amplifier.
2. Best performance obtained from use of <10 mil (long) by 3 by 0.5 mil ribbons on input and output.
3. Part must be biased from both sides as indicated.
4. The 0.1uF, 50V capacitors are not needed if the drain supply line is clean. If Drain Pulsing of the device is to be used, do NOT use the 0.1uF, 50V Capacitors.

**Mounting Processes**

Most NGAS GaN IC chips have a gold backing and can be mounted successfully using either a conductive epoxy or AuSn attachment. NGAS recommends the use of AuSn for high power devices to provide a good thermal path and a good RF path to ground. Maximum recommended temp during die attach is 320°C for 30 seconds.

**Note:** Many of the NGAS parts do incorporate airbridges, so caution should be used when determining the pick up tool.

**CAUTION:** THE IMPROPER USE OF AuSn ATTACHMENT CAN CATASTROPHICALLY DAMAGE GaN CHIPS. **PLEASE ALSO REFER TO OUR “GaN Chip Handling Application Note” BEFORE HANDLING, ASSEMBLING OR BIASING THESE MMICS!**